

SPECIFICATION

General Description

The EM39LV040 is a 4M bits Flash memory organized as 512K x 8 bits. The EM39LV040 uses a single 3.0 volt-only power supply for both Read and Write functions. Featuring high performance Flash memory technology, the EM39LV040 provides a typical Byte-Program time of 11 µsec and a typical Sector-Erase time of 40 ms. The device uses Toggle Bit or Data# Polling to detect the completion of the Program or Erase operation. To protect against inadvertent write, the device has on-chip hardware and software data protection schemes. The device offers typical 100,000 cycles endurance and a greater than 10 years data retention. The EM39LV040 conforms to JEDEC standard pin outs for x8 memories. It is offered in package types of 32-lead PLCC, 32-pin TSOP, and known good die (KGD). For KGD, please contact ELAN Microelectronics or its representatives for detailed information (see Appendix at the bottom of this specification for Ordering Information).

The EM39LV040 devices are developed for applications that require memories with convenient and economical updating of program, data or configurations, e.g., Networking cards, CD-RW, Scanner, Digital TV, Electronic Books, GPS, Router/Switcher, etc.

Features


- Single Power Supply Full voltage range from 2.7 to 3.6 volts for both read and write operations Regulated voltage range: 3.0 to 3.6 volts for both read and write operations
- Sector-Erase Capability
 Uniform 4Kbyte sectors
- Sector-Erase Capability Uniform 64Kbyte sectors
- Read Access Time Access time: 45, 55, 70 and 90 ns
- Power Consumption
 Active current: 5 mA (Typical)
 Standby current: 1 μA (Typical)
- Erase/Program Features
 Sector-Erase Time: 40 ms (Typical)
 Chip-Erase Time: 40 ms (Typical)
 Byte-Program Time: 11µs (Typical)
 Chip Rewrite Time: 6 seconds (Typical)


- End-of-Program or End-of-Erase Detection
 Data# Polling Toggle Bit
- CMOS I/O Compatibility
- JEDEC Standard
 Pin-out and software command sets compatible with single-power supply |Flash memory
- High Reliability
 Endurance cycles: 100K (Typical)
 Data retention: 10 years
- Package Option
 32-pin PLCC
 32-pin TSOP



SPECIFICATION

Functional Block Diagram





Pin Assignments

32-Lead PLCC




Figure 0b: PLCC Pin Assignments



SPECIFICATION

32-Lead TSOP




Figure 0c: TSOP Pin Assignments

Pin Description

| Pin Name | Function |
|-----------------|------------------------------------|
| A0–A18 | 19 addresses |
| DQ7–DQ0 | Data inputs/outputs |
| CE# | Chip enable |
| OE# | Output enable |
| WE# | Write enable |
| V _{DD} | 3.0 volt-only single power supply* |
| V _{SS} | Device ground |

*See Appendix for ordering information on speed options and voltage supply tolerances.

Table 1: Pin Description





Device Operation

The EM39LV040 uses Commands to initiate the memory operation functions. The Commands are written to the device by asserting WE# Low while keeping CE# Low. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first.

Read

The Read operation of the EM39LV040 is controlled by CE# and OE#. Both have to be Low for the system to obtain data from the outputs. CE# is used for device selection. When CE# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either CE# or OE# is high. Refer to the Read Cycle Timing Diagram in Figure 1 for further details.

Byte Program

The EM39LV040 is programmed on a byte-by-byte basis. Before programming, the sector where the byte is located; must be erased completely. The Program operation is accomplished in three steps:

- The first step is a three-byte load sequence for Software Data Protection.
- The second step is to load byte address and byte data. During the Byte Program operation, the addresses are latched on the falling edge of either CE# or WE#, whichever occurs last; and the data is latched on the rising edge of either CE# or WE#, whichever occurs first.
- The third step is the internal Program operation which is initiated after the rising edge of the fourth WE# or CE#, whichever occurs first. The Pro gram operation, once initiated, will be completed within 16 µs. See Figures 2 and 3 for WE# and CE# controlled Program operation timing diagrams respectively and Figure 12 for the corresponding flowchart.

During the Program operation, the only valid reads are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. Any command issued during the internal Program operation is ignored.



SPECIFICATION

EM39LV040 Device Operation

| Operation | CE# | OE# | WE# | DQ | Address |
|---------------------------|-----------------|-----------------|-----------------|-------------------------|---|
| Read | VIL | VIL | VIH | D _{OUT} | A _{IN} |
| Program | VIL | VIH | VIL | D _{IN} | A _{IN} |
| Erase | V _{IL} | V _{IH} | V _{IL} | x* | Sector or Block address, XXH for Chip-Erase |
| Standby | VIH | Х | Х | High Z | х |
| Write Inhibit | Х | VIL | Х | High Z/D _{OUT} | х |
| Write Inhibit | Х | Х | VIH | High Z/D _{OUT} | х |
| Software Mode | VIL | VIL | VIH | | See Table 3 |
| Product Identification | | | | | |

* X can be V_{IL} or V_{IH} , but no other value.

Table 2: EM39LV040 Device Operation

Write Command/Command Sequence

The EM39LV040 provides two software methods to detect the completion of a Program or Erase cycle in order to optimize the system write cycle time. The software detection includes two status bits: Data# Polling (DQ7) and Toggle Bit (DQ6). The End-of-Write detection mode is enabled after the rising edge of WE#, which initiates the internal Program or Erase operation. The actual completion of the write operation is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simultaneously completed with the write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with either DQ7 or DQ6. In order to prevent such spurious rejection, when an erroneous result occurs, the software routine should include an additional two times loop to read the accessed location. If both reads are valid, then the device has completed the write cycle, otherwise the rejection is valid.

Chip Erase

The EM39LV040 provides Chip-Erase feature, which allows the entire memory array to be erased to logic "1" state. The Chip-Erase operation is initiated by executing a six-byte command sequence with Chip-Erase command (10H) at address 5555H in the last byte sequence. The Erase operation begins with the rising edge of the sixth WE# or CE#, whichever occurs first. During the Erase operation, the only valid reads are Toggle Bit and Data# Polling. See Table 3 for the command sequence, Figure 6 for timing diagram, and Figure 15 for the corresponding flowchart. Any command issued during the Chip-Erase operation is ignored.



SPECIFICATION

Sector Erase

The EM39LV040 offers Sector-Erase mode. The Sector-Erase operation allows the system to erase the device on a sector-by-sector basis. The sector architecture is based on uniform sector size of 4 KByte. The Sector-Erase operation is initiated by executing a six-byte command sequence with Sector-Erase command (30H) and Sector Address (SA) in the last bus cycle. The sector or block address is latched on the falling edge of the sixth WE# pulse, while the command (30H) is latched on the rising edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE# pulse. The End-of-Erase operation can be determined by using either Data# Polling or Toggle Bit method. See Figures 7 for timing waveforms. Any command issued during the Sector-Erase operation is ignored.

Data# Polling (DQ7)

When the EM39LV040 is in the internal Program operation, any attempt to read DQ7 will produce the complement of the true data. Once the Program operation is completed, DQ7 will produce the true data. Note that even though DQ7 may have valid data immediately following the completion of an internal Program operation, the remaining data outputs may still be invalid (valid data on the entire data bus will appear in subsequent successive Read cycles after an interval of 1 µs). During internal Erase operation, any attempt to read DQ7 will produce a "0". Once the internal Erase operation is completed, DQ7 will produce a "1". The Data# Polling is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector-Erase or Chip-Erase, the Data# Polling is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 4 for Data# Polling timing diagram and Figure 13 for the corresponding flowchart.

Toggle Bit (DQ6)

During the internal Program or Erase operation, any consecutive attempts to read DQ6 will produce alternating 1s and 0s, i.e., toggling between 1 and 0. When the internal Program or Erase operation is completed, the DQ6 bit will stop toggling. The device is then ready for the next operation. The Toggle Bit is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector-Erase or Chip-Erase, the Toggle Bit is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 5 for Toggle Bit timing diagram and Figure 13 for the corresponding flowchart.

Data Protection

The EM39LV040 provides both hardware and software features to protect the data from inadvertent write.



Hardware Data Protection

| Noise/Glitch Protection: | A WE# or CE# pulse of less than 5 ns will not initiate a write cycle. |
|--|---|
| V _{DD} Power Up/Down Detection: | The Write operation is inhibited when V_{DD} is less than 1.5V. |
| Write Inhibit Mode: | Forcing OE# Low, CE# High, or WE# High will inhibit the Write operation. This prevents inadvertent write during power-up or power-down. |

Software Data Protection (SDP)

The EM39LV040 provides the JEDEC approved Software Data Protection (SDP) scheme for Program and Erase operations. Any Program operation requires the inclusion of the three-byte sequence. The three-byte load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations, especially during the system power-up or power-down transition. Any Erase operation requires the inclusion of six-byte sequence. See Table 3 below for the specific software command codes. During SDP command sequence, invalid commands will abort the device to Read mode within T_{RC}.

| Command Sequence | 1st Bus 2nd Bu Write Cycle Write Cy | | | | | 4th Bus Write Cycle | | 5th Bus Write Cycle | | 6th Bus Write Cycle | | |
|-----------------------------------|--|------|-------------------|------|-------------------|------------------------|-------------------|------------------------|-------------------|------------------------|------------------------------|------|
| Sequence | Addr ¹ | Data | Addr ¹ | Data | Addr ¹ | Data | Addr ¹ | Data | Addr ¹ | Data | Addr ¹ | Data |
| Byte Program | 5555H | AAH | 2AAAH | 55H | 5555H | A0H | BA ² | Data | | | | |
| Sector Erase | 5555H | AAH | 2AAAH | 55H | 5555H | 80H | 5555H | AAH | 2AAAH | 55H | SA _X ³ | 30H |
| Chip Erase | 5555H | AAH | 2AAAH | 55H | 5555H | 80H | 5555H | AAH | 2AAAH | 55H | 5555H | 10H |
| Software ID Entry ⁴ | 5555H | AAH | 2AAAH | 55H | 5555H | 90H | | | | | | |
| Manufacture ID | 5555H | AAH | 2AAAH | 55H | 5555H | 90H | 0000H | 7FH | | | | |
| Manufacture ID | 5555H | AAH | 2AAAH | 55H | 5555H | 90H | 0003H | 7FH | | | | |
| Manufacture ID | 5555H | AAH | 2AAAH | 55H | 5555H | 90H | 0040H | 1FH | | | | |
| Device ID | 5555H | AAH | 2AAAH | 55H | 5555H | 90H | 0001H | 29FH | | | | |
| Software ID Exit ⁵ | ХХН | F0H | | | | | | | | | | |
| Software ID Exit ⁵ | 5555H | AAH | 2AAAH | 55H | 5555H | F0H | | | | | | |

Software Command Sequence

Notes:

1. Address format A18-A0 (Hex) & Address A16 can be V_{IL} or V_{IH} , (but no other value) for the Command sequence.

2. BA = Program byte address.

3. SA_X for Sector-Erase; uses A19-A12 address lines.

4. The device does not remain in Software Product ID mode if powered down (see Figure 9 for more information).

5. Both Software ID Exit operations are equivalent.

Table 3: Software Command Sequence



Absolute Maximum Ratings

NOTE

Applied conditions greater than these specified ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this specification, are not implied. Exposure to absolute maximum stress rating condition may affect device reliability.

| Temperature Under Bias55°C to 125°C | |
|--|----|
| Storage Temperature65°C to 150°C | |
| D.C. Voltage on Any Pin to Ground Potential0.5 V to V_{DD} +0. | 5V |
| Transient Voltage (<20ns) on Any Pin to Ground Potential2.0V to V_{DD} +2. | 0V |
| Voltage on A9 Pin to Ground Potential0.5 V to 13.2V | |
| Package Power Dissipation Capability (Ta=25°C)1.0W | |
| Surface Mount Lead Soldering Temperature (3 Seconds)240°C | |
| Output Short Circuit Current * | |
| | |

* Output shorted for no more than one second. No more than one output shorted at a time.

Operating Range

| Model Name | Range | Ambient Temperature | VDD |
|--------------|--------------|---------------------|-----------------------------------|
| A 0001 V/040 | Commercial | 0°C to +70°C | Full voltage range: 2.7~3.6V |
| | Commercial | 0 0 10 +70 0 | Regulated voltage range: 3.0~3.6V |
| AC39LV040 | la du otrial | -40°C to +85°C | Full voltage range: 2.7~3.6V |
| | Industrial | -40 C 10 +65 C | Regulated voltage range: 3.0~3.6V |

Table 4: Operating Range

AC Conditions for Testing

| Input Rise/Fall Time | 5ns |
|---|------------------------|
| Output Load | CL=30pF for 45Rns |
| Output Load | CL=100pF for 70ns/90ns |
| See Figures 10 and 11 for more details. | |



SPECIFICATION

DC CHARACTERISTICS (CMOS Compatible)

| Parameter | Description | Test Conditions | Min | Max | Unit |
|------------------|---------------------------------|--|---------------------|-----|------|
| | Power Supply Current | Address Input = V_{IL}/V_{IH} , at f=1/T _{RC} Min, | | | |
| I _{DD} | | V _{DD} =V _{DD} Max | | | |
| סטי | Read | CE#=OE#=V _{IL} , WE#=V _{IH} , all I/Os open | | 20 | mA |
| | Program and Erase | CE#=WE#=V _{IL} , OE#=V _{IH} , | | 30 | mA |
| I _{SB} | Standby V _{DD} Current | CE#=V _{IHC} , V _{DD} =V _{DD} Max | | 10 | μA |
| Ι _U | Input Leakage Current | V _{IN} =GND to V _{DD} , V _{DD} =V _{DD} Max | | 1 | μA |
| I _{LO} | Output Leakage Current | V_{OUT} =GND to $V_{DD,} V_{DD}$ = V_{DD} Max | | 10 | μA |
| VIL | Input Low Voltage | V _{DD} =V _{DD} Min | | 0.8 | V |
| V _{IH} | Input High Voltage | V _{DD} =V _{DD} Max | $0.7 V_{\text{DD}}$ | | V |
| V _{IHC} | Input High Voltage (CMOS) | V _{DD} =V _{DD} Max | V_{DD} -0.3 | | V |
| V _{OL} | Output Low Voltage | I_{OL} =100µA, V_{DD} = V_{DD} Min | | 0.2 | V |
| V _{OH} | Output High Voltage | I_{OH} =-100µA, V_{DD} = V_{DD} Min | V_{DD} -0.2 | | V |

Table 5: DC Characteristics (Cmos Compatible)

Recommended System Power-up Timing

| Parameter | Description | Min | Unit |
|-------------------------|-------------------------------------|-----|------|
| T _{PU-READ} * | Power-up to Read Operation | 100 | μs |
| T _{PU-WRITE} * | Power-up to Program/Erase Operation | 100 | μS |

* This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

Table 6: Recommended System Power-up Timing

Capacitance (Ta = 25°C, f = 1Mhz, other pins open)

| Parameter | Description | Test Conditons | Max |
|--------------------|---------------------|----------------------|------|
| C _{1/0} * | I/O Pin Capacitance | V _{I/O} =0V | 12pF |
| C _{IN} * | Input Capacitance | V _{IN} =0V | 6pF |

* This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

Table 7: Capacitance ($Ta = 25 \,^{\circ}$ C, f = 1Mhz, Other Pins Open)

Reliability Characteristics

| Symbol | Parameter | Min Specification | Unit | Test Method |
|--------------------|----------------|---------------------|--------|---------------------|
| N _{END} * | Endurance | 10,000 | Cycles | JEDEC Standard A117 |
| T _{DR} * | Data Retention | 10 | Years | JEDEC Standard A103 |
| I _{LTH} * | Latch Up | 100+I _{DD} | mA | JEDEC Standard 78 |

* This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

Table 8: Reliability Characteristics



SPECIFICATION

AC Characteristics

Read Cycle Timing Parameters

| Symbol | Parameter | 45REC | | 55REC | | 70REC | | 90REC | | Unit |
|--------------------|---------------------------------|-------|-----|-------|-----|-------|-----|-------|-----|------|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Min | Max | Unit |
| T _{RC} | Read Cycle Time | 45 | | 55 | | 70 | 0 | 90 | | ns |
| T _{CE} | Chip Enable Access Time | | 45 | | 55 | | 70 | | 90 | ns |
| T _{AA} | Address Access Time | | 45 | | 55 | | 70 | | 90 | ns |
| T _{OE} | Output Enable Access Time | | 30 | | 30 | | 35 | | 45 | ns |
| T _{CLZ} * | CE# Low to Active Output | 0 | | 0 | | 0 | | 0 | | ns |
| T _{OLZ} * | OE# Low to Active Output | 0 | | 0 | | 0 | | 0 | | ns |
| T _{CHZ} * | CE# High to High-Z Output | | 15 | | 15 | | 25 | | 30 | ns |
| Т _{онz} * | OE# High to High-Z Output | | 15 | | 15 | | 25 | | 30 | ns |
| Т _{ОН} * | Output Hold from Address Change | 0 | | 0 | | 0 | | 0 | | ns |

^t This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

Table 9: Read Cycle Timing Parameters

| Symbol | Parameter | Min | Max | Unit |
|--------------------|----------------------------------|-----|-----|------|
| T _{BP} | Byte-Program Time | | 16 | μS |
| T _{AS} | Address Setup Time | 0 | | ns |
| Т _{АН} | Address Hold Time | 30 | | ns |
| T _{CS} | WE# and CE# Setup Time | 0 | | ns |
| Т _{сн} | WE# and CE# Hold Time | 0 | | ns |
| T _{OES} | OE# High Setup Time | 0 | | ns |
| T _{OEH} | OE# High Hold Time | 10 | | ns |
| T _{CP} | CE# Pulse Width | 40 | | ns |
| T _{WP} | WE# Pulse Width | 40 | | ns |
| T _{WPH} * | WE# Pulse Width High | 30 | | ns |
| T _{CPH} * | CE# Pulse Width High | 30 | | ns |
| T _{DS} | Data Setup Time | 40 | | ns |
| T _{DH} * | Data Hold Time | 0 | | ns |
| T _{IDA} * | Software ID Access and Exit Time | | 150 | ns |
| T _{SE} | Sector Erase | | 60 | ms |
| T _{SCE} | Chip Erase | | 60 | ms |

Program/Erase Cycle Timing Parameter

* This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

Table 10: Program/Erase Cycle Timing Parameter



SPECIFICATION

Timing Diagrams

Read Cycle Timing Diagram




Figure 1: Read Cycle Timing Diagram

WE# Controlled Program Cycle Timing Diagram





Figure 2: WE# Controlled Program Cycle Timing Diagram



SPECIFICATION



CE# Controlled Program Cycle Timing Diagram

Figure 3: CE# Controlled Program Cycle Timing Diagram

Data# Polling Timing Diagram




Figure 4: Data# Polling Timing Diagram



Toggle Bit Timing Diagram




Figure 5: Toggle Bit Timing Diagram

WE# Controlled Chip-Erase Timing Diagram





Figure 6: WE# Controlled Chip-Erase Timing Diagram




SPECIFICATION



WE# Controlled Sector-Erase Timing Diagram



Software ID Entry/Exit and Read



Software ID Entry and Read

Figure 8: Software ID Entry and Read



Software ID Exit and Reset




Figure 9: Software ID Exit and Reset

AC Input/Output Testing

AC Input/Output Reference Waveforms




Figure 10: AC Input/Output Reference Waveforms



An AC Test Load Example




Figure 11: An AC Test Load Example

Flow Charts

Byte-Program Algorithm




Figure 12: Byte-Program Algorithm Flowchart



SPECIFICATION

Wait Options





Figure 13: Wait Options Flowchart



SPECIFICATION

Software ID Commands




X can be VIL or VIH, but no other value.

Figure 14: Software ID Command Flowcharts



SPECIFICATION



X can be VIL or VIH, but no other value.


Figure 15: Erase Command Sequence Flowchart



Appendix

ORDERING INFORMATION (Standard Products)

The order number is defined by a combination of the following elements.





SPECIFICATION

ORDERING INFORMATION (Non-Standard Products)

For Known Good Dice (KGD), please contact ELAN Microelectronics at the following contact information or its representatives.

ELAN MICROELECTRONICS CORPORATION

Headquarters:

Hong Kong:

No. 12, Innovation Road 1 Science-based Industrial Park Hsinchu, Taiwan, R.O.C. 30077 Tel: +886 3 563-9977 Fax: +886 3 563-9966 http://www.emc.com.tw Elan (HK) Microelectronics Corporation, Ltd.

Rm. 1005B, 10/F Empire Centre 68 Mody Road, Tsimshatsui Kowloon , HONG KONG Tel: +852 2723-3376 Fax: +852 2723-7780 elanhk@emc.com.hk **Group** 1821 Saratoga Ave., Suite 250 Saratoga, CA 95070 USA Tel: +1 408 366-8223

Fax: +1 408 366-8220

Elan Information Technology

Europe:

Elan Microelectronics Corp. (Europe)

Dubendorfstrasse 4 8051 Zurich, SWITZERLAND Tel: +41 43 299-4060 Fax: +41 43 299-4079 http://www.elan-europe.com

Shenzhen:

Elan (Shenzhen) Microelectronics Corp., Ltd.

SSMEC Bldg., 3F, Gaoxin S. Ave. Shenzhen Hi-Tech Industrial Park Shenzhen, Guandong, CHINA Tel: +86 755 2601-0565 Fax: +86 755 2601-0500

Shanghai:

USA:

Elan Electronics (Shanghai) Corporation, Ltd.

23/Bldg. #115 Lane 572, Bibo Road Zhangjiang Hi-Tech Park Shanghai, CHINA Tel: +86 021 5080-3866 Fax: +86 021 5080-4600